

FIG. 3 is a block diagram of a system architecture. The system includes a CPU (502) connected to an internal bus (500). The internal bus (500) is connected to various components including RAM (504), non-volatile memory (506), and a V_{PP} generation block (508). The non-volatile memory (506) contains MFR PUB KEYS, OPERATING SYSTEM, CRYPTO LIBRARY, and "TEST ROM". The V_{PP} generation block (508) is connected to a CONTROLLED ACCESS EEPROM (510) and ACCESS OPTION BYTES (512). The CONTROLLED ACCESS EEPROM (510) contains "SECRET KEYS". The ACCESS OPTION BYTES (512) are connected to the CPU (502). The internal bus (500) is also connected to ADDRESS AND DATA LATCHES (516), a CONTROL AND TEST REGISTER (518), DATA REGISTERS (514), and CONTROL REGISTERS (514). The DATA REGISTERS (514) and CONTROL REGISTERS (514) are connected to a MODULAR ARITHMETIC PROCESSOR INCLUDING SERIAL/PARALLEL ALU (510). The internal bus (500) is also connected to a SECURITY LOGIC (522), a PHYSICAL RANDOM SEQUENCE GENERATOR (520), and an I/O2 TERMINAL INTERFACE (526). The SECURITY LOGIC (522) is connected to a 1÷32 BIT I/O INTERFACE (524). The 1÷32 BIT I/O INTERFACE (524) is connected to a V_{CC} GND CLK RST SMART CARD INTERFACE (524). The V_{CC} GND CLK RST SMART CARD INTERFACE (524) is connected to an I/O1 interface.




FIG. 3

FIG. 4 is a block diagram of a cryptographic device 500. The device 500 includes a CPU 7300, an ACC 7350, a DATA DISABLE SWITCH 7340, a NON-VOLATILE MEMORY 7320, an EEPROM 7320, a RAM 7320, a TEST ROM 7320, a CONTROL AND TEST REGISTER 7320, an ADDRESS AND DATA LATCHES 7320, a VPP GENERATION 7320, a MFR PUB KEYS 7320, an OPERATING SYSTEM 7320, an ACCESS BOUNDARY OPTION BYTES 7320, a CRYPTO LIBRARY 7320, a FAST LOADER 6015, a FAST UNLOADER 6035, a CRYPTO CONTROL UNIT 6035, a DATA BANK 6206, a MODULAR ARITHMETIC PROCESSOR INCLUDING SERIAL/PARALLEL ALU SUPERMAP 6206, a HASH PROCESSOR 7330, a PHYSICAL RANDOM SEQUENCE GENERATOR 7360, SECURITY LOGIC 7370, a 1 + 32 BIT I/O INTERFACE 7370, an I/O2 TERMINAL INTERFACE 7370, a VCC GND CLK RST SMART CARD INTERFACE I/O1, and an INTERNAL BUS 500.




FIG. 4




FIG. 5




FIG. 6

FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D

	N_0	N_0^{-1}	$-(N_0^{-1})$
1	0001	0001	1111
3	0011	1011	0101
5	0101	1101	0011
7	0111	0111	1001
9	1001	1001	0111
11	1011	0011	1101
13	1101	0101	1011
15	1111	1111	0001

$\mathcal{J} = 1$
GF(p)
 $\ell = 4$

$\mathcal{J} = 1$
GF(p)
 $\ell = 2$

N_0	N_0^{-1}	$-N_0^{-1}$
01	01	11
11	11	01

	N_0	$-N_0^{-1} = N_0^{-1}$
1	0001	0001
3	0011	1111
5	0101	0101
7	0111	1011
9	1001	1001
11	1011	0111
13	1101	1101
15	1111	0011

$\mathcal{J} = 0$
No Carry
GF(2^q)
 $\ell = 4$

$\mathcal{J} = 0$
No Carry
GF(2^q)
 $\ell = 2$

N_0	N_0^{-1}
01	01
11	11

FIG. 8A




FIG. 8B